A new design of low power and high-speed 1-bit full adder cells for digital signal processors

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

kamarzarin maryam; GOLMAKANI ABBAS

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: INFORMATION AND COMMUNICATION TECHNOLOGY IN POLICING Year:2020 | Volume:1 | Issue:1 Page(s): 25-34

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

499

Download:

Cites:

Information Journal Paper

Title

A new design of low power and high-speed 1-bit full adder cells for digital signal processors

Author(s)

kamarzarin maryam | GOLMAKANI ABBAS | Issue Writer Certificate

Keywords

Not Registered.

Abstract

Computational circuits, including full adders, are used as an important base for the design and implementation of many applications such as adaptive filters, modulators, and fuzzy logic controllers. Having an optimal design with the aim of increasing the speed and reducing the power consumption can be the reason for the progress of industries and also improve the military power of the country. This article provides a new implementation for a 1-Bit Full-Adder Cell with 10 CMOS transistors. This design presents a higher speed and lowers power consumption compared to other standard 1-bit full adder cells. Eliminating an inverter from the critical path accounts for its high speed while reducing the number and magnitude of the cell capacitances, in addition to eliminating the short circuit power component, account for its low power consumption. The simulation results show the advantages of the proposed design. In this paper, 0. 18 μ m technology, temp = 27 ° C, a 1. 8 V power supply, and TT corner are used. The software used in this article is Cadence IC Design, which will show the proposed circuit will save 9% of energy consumption.

Cites

No record.

References

No record.

Cite

APA: Copy

kamarzarin, maryam, & GOLMAKANI, ABBAS. (2020). A new design of low power and high-speed 1-bit full adder cells for digital signal processors. INFORMATION AND COMMUNICATION TECHNOLOGY IN POLICING, 1(1 ), 25-34. SID. https://sid.ir/paper/383463/en

Vancouver: Copy

kamarzarin maryam, GOLMAKANI ABBAS. A new design of low power and high-speed 1-bit full adder cells for digital signal processors. INFORMATION AND COMMUNICATION TECHNOLOGY IN POLICING[Internet]. 2020;1(1 ):25-34. Available from: https://sid.ir/paper/383463/en

IEEE: Copy

maryam kamarzarin, and ABBAS GOLMAKANI, “A new design of low power and high-speed 1-bit full adder cells for digital signal processors,” INFORMATION AND COMMUNICATION TECHNOLOGY IN POLICING, vol. 1, no. 1 , pp. 25–34, 2020, [Online]. Available: https://sid.ir/paper/383463/en

Related Journal Papers